Abstract-A new procedure for the extraction of noise parameters of on-wafer devices is presented and validated experimentally for the first time. The procedure is based on the noise figure measurement of similar devices of different size and biased at constant drain current density J ds and constant drain voltage V ds . Key to its implementation is a scalable noise model. The model in use is the Pospieszalski noise model, based on the equivalent noise temperatures Tgs and T ds of the gate-source and the drain-source resistance, respectively. The new procedure also outlines a path towards the experimental validation of all the noise temperatures associated with the device's lossy elements.
I. INTRODUCTION
The Pospieszalski noise model [1] has been demonstrated to provide a simple, yet robust approach to modeling the noise performance of microwave devices. The model is also scalable and it has been used for MMIC design [2] . The core model, shown in Fig. 1 , consists of the gate-source impedance, the drain-source admittance and a complex voltage-controlled current source. The gate-source resistance R gs and the drainsource resistance R ds are also uncorrelated noise sources that fully describe the noise performance of the device. The available noise powers are described by the equivalent noise temperatures T gs and T ds , respectively. The gate-drain admittance introduces a feedback path that is not considered part of the core model. The Pospieszalski noise model has been validated over a number of technologies [3] and it has been verified that is well suited for a scalable implementation [4] against both bias and size P d . Good noise performance vs. experimental data is obtained by the model if the values of the core components are extracted with great care. Then, the evaluation of the equivalent temperatures T gs and T ds is often based on the use of a simulator matching the experimental data against the simulated performance. Guidelines for a meaningful determination of the equivalent noise temperatures have been offered [1] , [5] , [6] , some [7] extending the mixed measurement-simulation approach to include the normalized equivalent temperature T gd of the gate-drain feedback admittance. This paper will introduce and validate for the first time a novel analytical approach [8] to the determination of the noise temperatures of the Pospieszalski model. The approach requires the measurement of the noise figure with a number of devices of varying peripheries. The minimum number of devices to be measured is set by the number of independent noise temperatures to be determined. No external tuners are required. This paper's main goal is to introduce and validate the new technique. Supporting measurements from a number of onwafer devices have been taken and will be included in the final paper submission.
II. CORE IDEA
The noise parameters are obtained by a least square approximation applied to the well known noise figure expression at a given frequency [9] :
where F min , R n and Y Sopt are a form of the noise parameters; and Y S = G S + jB S is the source impedance. Equation (1) is obtained from an equivalent expression that includes the noise correlation matrix [10] :
where C T dev is the correlation matrix of the device in transmission representation;
+ is the hermitian conjugate operation; Expression (2) shows the basis of the standard extraction of noise parameters: an external tuner allows the noise parameters within the correlation matrix to be determined by measuring the noise figure over a number of known vector values y S . However, the same expression (2) also suggests a new procedure tailored to on-wafer devices: since the Pospieszalski's core noise model shown in Fig. 1 is scalable with size P d , the noise correlation matrix is a function of the device size and the collection of (P d ; F ) pairs allows the determination of the noise parameters similarly to the standard noise parameter extraction based on the (Y S ; F ) pairs.
Although the core idea may not be a general measurement procedure (e.g. one device is not sufficient for this procedure to be executed sucessfully), noise parameters are of greatest value when obtained for on-wafer devices. Further, an external tuner is no longer required as long as a number of similar devices of different size are available -a valuable simplification in both measurement setup and related costs. Finally, the selection of Y S = 1/(50 [Ω] ) is natural for the new procedure and corresponds to a standard 50Ω noise figure measurement.
III. OUTLINE OF THE PROCEDURE
The following formalism is adopted: a hat on a lower case letter is used to indicate a component normalized to the device periphery (e.g.
The novel measurement procedure starts with an accurate extraction of the component values of the small signal model, shown in Fig. 1 . Parasitic components such as pad admittance Y pad = G pad + jωC pad and access line impedance Z acc = R acc + jωL acc model the on-wafer embedding structures. Additional parasitics such as the series impedance Z src = R src + jωL src are easily handled. The Pospieszalski noise model relies on two uncorrelated noise sources T gs and T ds associated with r gs and r ds . The noisy gate-drain admittance
may be assumed at ambient (reference) temperature T o [7] . All losses in the setup are assumed to be at temperature T o . The available noise power associated with either r gs , r ds or r gd is independent of the resistance value -i.e. of the resistor's size P d -but their Thevenin equivalent noise voltage source |v x | 2 is not:
where ponents from the measured F 50 ; and 5) Calculate the equivalent noise temperatures T gs and T ds associated with r gs and r ds respectively. The execution of steps #1 and #2a yields the required information to execute step #3.
Step #2b allows step #4 and #5 to be implemented as follows.
The core components can be used to describe the device in terms of hybrid matrix with uncorrelated noise sources:
where + is the hermitian conjugate operation and
The constant ω t is independent of size and formally a complex number because g m = G m ·exp (−jωτ ). If ωτ 1, g m ≈ G m . Since linearity is assumed, the noise vector n H core in (6) can be transformed into the noise vector n Y core in Y representation by a proper linear transformation; then, the gate-drain admittance (3) can be added to both signal matrix and noise vector to obtain:
where
Expressions (9) Careful transformations allow the correlation matrix C T meas measured at the probe tips to be referred to the internal nodes of the device. Eventually,
is obtained with (2) for each device with known periphery P dn . The subscript n in (10) refers to the measurement of the n th device with known size P dn . The term F n is the noise figure  F 50 de-embedded to the device terminals. The coefficients A n , B n and C n stem from (9) and (2), to which they are linearly related but may not be linear functions of the device size because of the transformation from T to Y representation that links (8) to (2) . Expression (10) requires a minimum of n = 2 independent measurement to calculate the unknowns t gs and t ds at a given angular frequency ω. If more than 2 device sizes are measured, (10) is over-determined and a least square method can be implemented. Note that the procedure can be easily expanded to include the experimental determination of t gd . 
IV. VALIDATION
The procedure was demonstrated theoretically in [8] and is demonstrated here with measured data. 
defined in (10) and calculated at the probe tips planes is plotted in Fig. 3 vs. frequency and device size at 10 [GHz] and it is compared with the corresponding simulated results. The ratio (11) is of particular interest since it untangles the overlapping noise figure traces -compare F 50 from (2) and y from (11) in Fig. 3 . The noise parameters satisfy the fundamental constraint 4NT o /T min 1 of the noise correlation matrix by construction. Some numerical sensitivity of T gs and T ds values has been observed. The author believes that a more sophisticated scalable model of the device may reduce this sensitivity. Also, enhancing the numerical calculations may provide a tangible improvement. Finally, the technique relies on associating noise sources with noise temperatures that are independent of frequency and size as in the Pospieszalski model. On-wafer FETs constitute a broad set of devices which this procedure is perfectly tailored for.
V. CONCLUSIONS
This paper has outlined and validated a novel procedure that allows the determination of the noise parameters based on the Pospieszalski noise model. The procedure is suited for on-wafer determination of the noise parameters since it relies on devices of different size rather than on the use of external tuners. The new procedure requires that the devices be biased at the same drain current density J ds and drainsource voltage V ds , and that the number of available device sizes equals the number of equivalent noise temperatures to be determined. Consequently, the procedure opens up the experimental possibility of determining the noise temperatures of all scalable lossy elements of a noise model, and potentially of all noise sources in the experimental setup. A patent application to protect the novel extraction procedure has also been filed in September 2012 [11] .
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